UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO. : 7,052,947 B2

Page 1 of 1

APPLICATION NO.: 10/632154 **DATED**

: May 30, 2006

INVENTOR(S)

: Yi Ding

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On Title page, item 73 please delete Assignee country "JP" and insert -- TW--

Col. 12, line 9 after "(c)" insert --after--

Col. 12, line 11 after "memory cell" insert --, the floating and control gates being provided entirely by the one or more second layers, the floating and control gates comprising no protion of the first layer--

Signed and Sealed this

Eleventh Day of March, 2008

JON W. DUDAS Director of the United States Patent and Trademark Office